

The product line of development boards LDM-EP3Cxx-E144 is a printed circuit board, size 114x79x12 mm and prototypical field 79x52 mm (hole pitch 2.54 mm) with installed chip FPGA DD1 of Altera company a family of CycloneIII FPGA in the housing EQFP-144. For the convenience of the design the board under the chip DD1 is traced so that it is convenient to solder by wiring (pin in/out have appropriate areas, provided by the housing DD1, refer to pin numbers are shown in Fig.6). The development board has a connector XS2 (IDC-10MS) to connect a download cable LDM-USB-Blaster, LDM-PB 2.01 ByteBlasterMV or its analogs (in the mode JTAG). Power can be carried out by an external stabilized source with the voltage + 9 ... 12 V that is connected to the connector XS1. LED VD2 is a power indicator.

**ALTERA**




Fig. 1. General view of the development board.

Linear voltage converters DA1 and DA2 (LM317D2P) in the housing D2PAK and DA3 (LM317AEMP) in the housing SOT-223 transform supply voltage to the voltage  $VCC_{INT} = 1.2$  V,  $VCC_A = 2.5$  V and  $VCC_{IO} = 3.3$  V.

Table 1

## Main characteristics of the development board.

Board Edition	Type of FPGA	Voltage FPGA, V	Number pins in/out	Logic capacity, elements LEs
LDM-EP3C5-E144	EP3C5E144	1.2	94	5 136
LDM-EP3C10-E144	EP3C10E144	1.2	94	10 320
LDM-EP3C25-E144	EP3C25E144	1.2	82	24 624

The board provides mounting platform for installation of chip configuration DD2 or DD3 (EPCS4SI8, EPCS16SI16) in the housing SOIC-8 or SOIC-16. This chip allows making configuration FPGA in the mode Active Serial. A special project – Serial FlashLoader (SFL) – is downloaded for programming configurative ROM in FPGA on JTAG-interface. SFL is a bridge between interfaces JTAG and Active Serial that transforms data receiving from JTAG-interface to the required format for programming consistent configuration ROM.

The development board is intended for prototyping devices designed on FPGA of the company Altera a family of CycloneIII, and also for assembly completed devices by mounting necessary components on the prototypical field of the board. Use of LDM-EP3Cxx-E144 allows minimizing the implementation time of the product on the market.




Fig. 2. The electrical scheme of LDM-EP3C5-E144




Fig. 3. The electrical scheme of LDM-EP3C10-E144






Fig. 6. Designation of mounting pads.

### Packaging arrangements:

- The development board;
- Description of the development board;
- Examples of projects for Quartus II Web Edition Software;
- Description of the family of FPGA Altera.